Designing a memory controller for ddr5 ram